




N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^a	Q _g (Typ.)			
30	0.0090 at V _{GS} = 10 V	16.5	10.5 nC			
30	0.012 at $V_{GS} = 4.5 \text{ V}$	13.2	10.5110			

FEATURES


- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET[®] Power MOSFETs
- PWM Optimized





Ordering Information: Si4884BDY-T1-E3 (Lead (Pb)-free)

Si4884BDY-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

ABSOLUTE MAXIMUM RATIN	IGS $T_A = 25 ^{\circ}C$,	unless othe	erwise noted		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V_{DS}	30	V	
Gate-Source Voltage		V_{GS}	± 20	v	
	T _C = 25 °C		16.5		
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	I _D	13.2		
Continuous Diam Current (1) = 150 °C)	T _A = 25 °C	טי	12.4 ^{b, c}		
	T _A = 70 °C	1 1	10.0 ^{b, c}	А .	
Pulsed Drain Current		I _{DM}	50		
Continuous Source-Drain Diode Current	T _C = 25 °C	1	4.0		
Continuous Source-Drain Diode Current	T _A = 25 °C	l _S	2.3 ^{b, c}		
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	15		
Avalanche Energy		E _{AS}	11	mJ	
	T _C = 25 °C		4.45		
Maximum Power Dissipation	T _C = 70 °C	P _D	2.85	w	
Maximum rower Dissipation	T _A = 25 °C		2.50 ^{b, c}		
	T _A = 70 °C		1.6 ^{b, c}		
Operating Junction and Storage Temperature	e Range	T _J , T _{stg}	- 55 to 150	°C	

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, d}	t ≤ 10 s	R_{thJA}	40	50	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	22	28	C/ VV		

Notes

- a. Based on T_C = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 85 $^{\circ}\text{C/W}.$

Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	,					l	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L 050 ·· A		30		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		6			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
7 0		V _{DS} = 30 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	10		10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
		V _{GS} = 10 V, I _D = 10 A		0.007	0.0090	_	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		0.0095	0.012	Ω	
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 10 A		45		S	
Dynamic ^b							
Input Capacitance	C _{iss}			1525			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		295		pF	
Reverse Transfer Capacitance	C _{rss}			120			
Total Cata Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 12 \text{ A}$		23.5	35		
Total Gate Charge	Q _g			10.5	17	20	
Gate-Source Charge	Q_{gs}	V 15 V V 4 5 V L 10 A		4.3		nC	
Gate-Drain Charge	Q_{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$		3			
Gate Resistance	R_g	f = 1 MHz		1.4	2.2	Ω	
Turn-on Delay Time	t _{d(on)}			18	30		
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_1 = 1.5 \Omega$		160	240		
Turn-Off Delay Time	t _{d(off)}	$I_D \simeq 10 \text{ A}, N_C = 1.3 \Omega$ $I_D \simeq 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_q = 1 \Omega$		18	30		
Fall Time	t _f	-D = 111, 1GEN 1, 1, 1, 1, 1		8	15		
Turn-on Delay Time	t _{d(on)}			8	15		
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$		11	18	ns	
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 13 \text{ V}, R_L = 1.3 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$		22	35		
Fall Time	t _f	.D = 1071, 1GEN 10 1, 1.g		8	15		
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			4	Δ	
Pulse Diode Forward Current ^a	I _{SM}				50	А	
Body Diode Voltage	V_{SD}	I _S = 2.3 A		0.75	1.1	V	
Body Diode Reverse Recovery Time	t _{rr}			25	40	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 9.5 A, dI/dt = 100 A/μs, T _{.I} = 25 °C		15	25	nC	
Reverse Recovery Fall Time	t _a	$_{1F} = 9.5 \text{ A}, \text{ u/u} = 100 \text{ A/}\mu\text{s}, 1_{\text{J}} = 25 ^{\circ}\text{C}$		13			
Reverse Recovery Rise Time	t _b			12	i	ns	


Notes:

- a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



0.6

- 50

0

50

T_J - Junction Temperature (°C)

On-Resistance vs. Junction Temperature

75

100

0

10

15

Q_q - Total Gate Charge (nC)


Gate Charge

25


125


Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient







TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



T_C - Case Temperature (°C)

Current Derating*






Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73454.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES			
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050	0.050 BSC		
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I. 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

Mounting LITTLE FOOT®, SO-8 Power MOSFETs

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.



Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading



Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

APPLICATION NOTE

Document Number: 70740 Revision: 18-Jun-07



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000